De

- 13. (Original) The device of claim wherein the thickness of the CES layer is smaller than 600Å.
- 1 14. (Withdrawn Currently Amended) A method for fabricating at least one semiconductor device having a gate region and recessed spacers, comprising:
- 3 forming a substrate;
- forming a gate region on top of the substrate, the gate region having a gate selectrode and a gate dielectric region;
- forming two <u>a</u> sidewall <u>liner along a side of liners confining</u> the gate region therebetween;
- forming <u>a two spacers spacer</u> on top of the sidewall liners liner on both sides of the gate region, a height of the spacers spacer matching substantially a height of the sidewall spacers liner;
- reducing the width of the sidewall liners liner underneath the spacers spacer to pull back from an edge of each spacer by a predetermined distance; and
 - forming two <u>a</u> recessed spacers <u>spacer</u> by reducing the height of the formed <u>spacers</u> <u>spacer</u>, wherein the reduced spacer height reduces device channel stress.
- 1 15. (Withdrawn Currently Amended) The method of claim 14 wherein the forming two spacers a spacer further includes depositing spacer material and etching the deposited spacer material so that the top of the spacer slopes spacers slope down from the top of the sidewall liners liner to a horizontal part of the sidewall liner that extends along the substrate from the gate region.

13

14